Applied Technologies and Innovations

  Previous Article | Back to Volume | Next Article
  Abstract | References | Citation | Download | Preview | Statistics
Volume 5
Issue 2
Online publication date 2011-11-01
Title Branch management into micropipeline joint dot
Author Dimitar Tyanev, Stefka Popova
Abstract
This paper considers problems related to hardware implementation of computational process with conditional jumps. Hardware refers to asynchronous pipeline organization at microoperational level. Exploration is dedicated to one of the tasks presented in (Tyanev, D., 2009) concerning to micropipeline controller design to control micropipeline stage into joint dot of branch algorithm. Joint dot is the point at which few preceding branches are combined. It appears inevitably into conditional jump structures and this is the reason for the actuality of its problem. Analysis of this new task is presented and request arbitration functioning principles are formulated for the incoming to joint dot requests. The arbiter is responsible for the fair choice on which depends steady peformance of separate pipeline brances. Paper also describes pipeline controller synthesis and analysis of its operation in two variants: about 2-phase and 4-phase data transfer protocol. The synthesized asynchronous arbiter scheme is invariant to the type of pipeline protocol.
Citation
References
Appleton, S., Morton, S., Liebelt, M., 1997. “Two-phase asynchronous pipeline control,” Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), pp.12-21, April 7-10, Eindhoven, The Netherlands

Hennessy, J., Patterson, D., 2003. Computer architecture. A quantitative approach, 3rd. Ed., Morgan Kaufman Publishers, ISBN 1-55860-596-7

Kinniment D., 2007. Synchronization and arbitration in digital systems, John Wiley & Sons, ISBN 978-0470-51082-7

Kolev, S., Tyanev, D., 2010. “Early set to zero micropipeline,” International Conference on Computer Systems and Technologies - CompSysTech’10, 17-18 June, Sofia, Bulgaria, pp.25-30
Patterson, D., Hennessy, J., 2005. Computer organization and design. The hardware/software interface, 3rd. Ed., Morgan Kaufman Publishers, ISBN 1-55860-604-1

Procopov, S., Tyanev, D., 2009. “Hardware implementation of strategies for servicing queues,” 10-th International Conference on Computer Systems and Technologies - CompSysTech’09, ISBN: 978-1-60558-986-2, 18-19 June, Ruse, Bulgaria, pp. I.3-1, I.3-8

Shin, E., Mooney, V., Riley, G., 2002. “Round-robin arbiter design and generation,” 15th International Symposium on System Synthesis, ISSS’02, October 2-4, 2002, Kyoto, Japan, ISBN: 1-58113-576-9,pp.243.http://www.ece.gatech.edu/research/codesign/publications/eung/paper/isss_02.pdf 
Sutherland, I., 1989. “Micropipelines,” Communications of the ACM, Vol.32(6), pp.720-38. http://www.jdl.ac.cn/turing/pdf/p720-sutherland.pdf  

Tyanev, D., 2008. Computer organization, Vol. 2, Technical University of Varna press, ISBN 978-954-20-0413-4

Tyanev, D., 2009. “Four-phase micro-pipeline with one-cycle and multi-cycle micro-pipeline sections,” Computer Science and Technologies, Publication of Computing and Automation Faculty Technical University of Varna, Bulgaria, ISSN 1312-3335, VII 1/2009, pp.3-12

Tyanev, D., 2009. “Branch management in asynchronous micro-pipelines,” Computer Science and Technologies, Publication of Computing and Automation Faculty Technical University of Varna, Bulgaria, ISSN 1312-3335, VII 2/2009, pp.3-12

Tyanev, D., Bozhikova, V., Gerganov, S., Georgiev, B., 2011. “Algorithm for micropipeline buffer control”, Applied Technologies and Innovations, ISSN 1804-1191, Vol.4, Issue1, April, pp.12-21   

Tyanev, D., Josiffov, V., Kolev, S., 2007. “Operational structures without controlling automata,” International Workshop on Network and GRID Infrastructures, 27-28 Sept., Bulgarian Academy of Sciences, Sofia, Bulgaria

Tyanev, D., Kolev, S., Josifov, V., 2007. “Method for realization of self-controlling loop apparatus structures,” Proceedings of Technical University of Varna, 2007, ISSN 1311-896X, pp.130-35 

Tyanev, D., Kolev, S., Yanev, D., 2009. “Micropipeline Section For Condition-Controlled Loop,” International Conference on Computer Systems and Technologies - CompSysTech’09, 18-19 June, Ruse, Bulgaria, pp.I.4 (1-5)

Tyanev, D., Kolev, S., Yanev, D., 2010. “Race condition free asynchronous micro-pipeline units,” International Conference on Computer Systems and Technologies - CompSysTech’10, 17-18 June 2010, Sofia, Bulgaria

Tyanev, D., Popova, S., 2010. “Asynchronous micro-pipeline with multi-stage sections”, ICEST’2010, 23-26 June 2010, Ohrid, Macedonia, ISBN 978-9989-786-58-7, pp.675-78

Tyanev, D., Yanev, D., Kolev, S., 2009. “Method for realization of self-controlling loop apparatus structures - part 2,” Fifth International Scientific Conference Computer Science’2009, 5-6 November 2009, Sofia, Bulgaria. Proc.’2009, ISBN: 978-954-438-853-9, pp.154-58,  http://www.csconf.org

Yun-Lung Lee, Jer Min Jou, Yen-Yu Chen, 2009. “A High-Speed and Decentralized Arbiter Design for NoC,” International Conference Computer Systems and Applications, 10-13 May 2009, Rabat, ISBN: 978-1-4244-3807-5, pp. 350-353.       

Intel 64 and IA-32 Architectures Software Developer’s Manual, http://www.intel.com/Assets/PDF/manual/ 253665.pdf?wapkw=(P6 Architecture) 

P6 Family of Processors Hardware Developer’s Manual, http://download.intel.com/design/PentiumII/ manuals/24400101.pdf

Keywords Micropipeline, conditional jump, join dot, pipeline controller, 2-phase and 4-phase protocol
DOI http://dx.doi.org/10.15208/ati.2011.9
Pages 11-26
Download Full PDF Download
  Previous Article | Back to Volume | Next Article
Share
banner-logo-qr.jpg
Search in articles
Statistics
Journal Published articles
ATI 263
Journal Hits
ATI 469844
Journal Downloads
ATI 7139
Total users online -